

Voltage Rails

Voltage	Description	Control Signal
PWR_SRC	AC ADAPTER OR BATTERY IN	
VHCORE	Core Voltage for Processor	VR_ON
VTT	1.05 rail for Processor & 965GM I/O	RUN_ON
+1_5VRUN	1.5V switched power rail (off in S3-S5)	RUN_ON
+3VRUN	3.3V switched power rail (off in S3-S5)	RUN_ON
+5VRUN	5.0V switched power rail (off in S3-S5)	RUN_ON
SMDDR_VTERM	0.9V DDR Termination voltage (off in S3-S5)	RUN_ON
+1_8VDIMM	1.8V power rail DDR (off in S4-S5)	DIMM_ON
+3VSUS	3.3V power rail (off in S4-S5)	SUS_ON
+5VSUS	5.0V power rail (off in S4-S5)	SUS_ON
+3VALW	3.3V always on power rail	PWR_SRC
+5VALW	5.0V always on power rail	PWR_SRC
ADD5V	5.0V Power rail Audio codec(off in S3-S5)	RUND

POWER STATES


SIGNAL STATE	SLP_S3#	SLP_S4#	SLP_S5#	+V*ALWAYS	+V*SUS	+V*RUN	Clocks
S0( Full ON)	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1M(Power On Suspend)	HIGH	HIGH	HIGH	ON	ON	ON	OFF
S3( Suspend to RAM)	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4( Suspend to Disk)	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 / Soft OFF	LOW	LOW	LOW	ON	OFF	OFF	OFF

Note : WHEN AC MODE , System turn on then +V\*SUS will always keep high

POWER STATES

Wake on LAN:Enable							
SIGNAL STATE	SLP_S3#	SLP_S5#	+V*ALWAYS	+V*SUS	+V*RUN	Clocks	+1_8VDIMM
Full ON	HIGH	HIGH	ON	ON	ON	ON	ON
S1(Power On Suspend)	HIGH	HIGH	ON	ON	ON	LOW	ON
S3( Suspend to RAM)	LOW	HIGH	ON	ON	OFF	OFF	ON
S4( Suspend to Disk)	LOW	LOW	ON	ON	OFF	OFF	OFF
S5 / Soft OFF	LOW	LOW	ON	ON	OFF	OFF	OFF

Note : WHEN AC MODE , System turn on then +V\*SUS will always keep high







U10E		
G25	VSS	AA15
G23	VSS	AC15
G21	VSS	Y10
J25	VSS	AD10
J23	VSS	AH12
J21	VSS	AE15
L25	VSS	AG15
L23	VSS	AJ15
L21	VSS	AH10
N25	VSS	AM12
N23	VSS	AL15
N21	VSS	AN15
R25	VSS	AR15
R23	VSS	AM10
R21	VSS	AT12
U25	VSS	AV12
U23	VSS	AW13
U21	VSS	AW11
W25	VSS	AY12
W23	VSS	AU15
W21	VSS	AW15
AA25	VSS	AT10
AA23	VSS	F42
AA21	VSS	BA13
AC25	VSS	BA11
AC23	VSS	BB12
AC21	VSS	BC11
AE25	VSS	BA15
AE23	VSS	BC15
AE21	VSS	B6
AG25	VSS	D6
AG23	VSS	AD42
AG21	VSS	F6
AJ25	VSS	G9
AJ23	VSS	AH42
AJ21	VSS	H6
AL25	VSS	K8
AL23	VSS	K6
AL21	VSS	AP42
AN25	VSS	M8
AN23	VSS	M6
AN21	VSS	P8
AR25	VSS	PE
AR23	VSS	T6
AR21	VSS	AY42
AU25	VSS	BA43
AU23	VSS	V8
AU21	VSS	BB42
AV25	VSS	V6
AV23	VSS	U5
AV21	VSS	E39
BA25	VSS	Y8
BA23	VSS	Y6
BA21	VSS	AB8
BC25	VSS	L39
BC23	VSS	AD8
BC21	VSS	AD6
C17	VSS	AF8
C19	VSS	AF6
E17	VSS	AH8
E19	VSS	AH6
G19	VSS	AK8
G17	VSS	AK6
J19	VSS	AM8
J17	VSS	AC39
L19	VSS	AM6
L17	VSS	AD38
N19	VSS	AE39
N17	VSS	AP6
R19	VSS	AG39
R17	VSS	AT8
U19	VSS	AH38
U17	VSS	AJ38
W19	VSS	AL39
W17	VSS	AL9
AA19	VSS	AV6
AA17	VSS	AV7
AC19	VSS	AN39
AC17	VSS	AR39
AE19	VSS	AY6
AE17	VSS	AT38
AG19	VSS	BB6
AG17	VSS	AU37
AJ19	VSS	BD6
AJ17	VSS	B4
AL19	VSS	C3
AL17	VSS	BA39
AN19	VSS	E3
AN17	VSS	G3
AR19	VSS	BD40
AR17	VSS	J3
AU19	VSS	B36
AU17	VSS	N3
AW19	VSS	D36
AW17	VSS	U3
BA19	VSS	W3
BA17	VSS	AA3
BC19	VSS	AC3
BC17	VSS	AE3
C11	VSS	AG3
C15	VSS	AJ3
E15	VSS	AL3
G15	VSS	AN3
H10	VSS	AB34
M12	VSS	AR3
J15	VSS	AU3
L15	VSS	AV3
N15	VSS	AF34
M10	VSS	BC3
T12	VSS	D2
R15	VSS	E1
U15	VSS	G1
W15	VSS	AW1
T10	VSS	BA1
Y12	VSS	BB2
AD12	VSS	AA1

AV80585-1.2G\_FCBGA956-RH

U10D		
B42	VSS	AM36
F44	VSS	AR35
D44	VSS	AU35
D42	VSS	AV34
F42	VSS	AW35
H42	VSS	AW33
K42	VSS	AY34
M42	VSS	AT36
P42	VSS	AV36
BA15	VSS	BA33
V42	VSS	BC33
Y42	VSS	BB36
AB42	VSS	BD36
E9	VSS	C27
AF42	VSS	C29
G9	VSS	C31
AH42	VSS	E29
AK42	VSS	E27
AM42	VSS	G29
K6	VSS	G27
AP42	VSS	G21
AY44	VSS	E31
AV44	VSS	G31
AT42	VSS	J29
PE	VSS	J27
AY42	VSS	L29
BA43	VSS	L27
BB42	VSS	N29
C39	VSS	N27
E39	VSS	J31
G37	VSS	I31
H38	VSS	N31
J39	VSS	R29
AB6	VSS	R27
M38	VSS	U29
N39	VSS	U27
R39	VSS	R31
AF6	VSS	U31
AH8	VSS	W29
W39	VSS	W27
Y38	VSS	W31
AA39	VSS	AA29
AM8	VSS	AA27
AD38	VSS	AC29
AE39	VSS	AC27
AG39	VSS	AA31
AT8	VSS	AC31
AH38	VSS	AE29
AJ38	VSS	AE27
AL39	VSS	AG29
AM38	VSS	AG27
AN39	VSS	AJ29
AR39	VSS	AJ27
AY6	VSS	AE31
AT38	VSS	AG31
AU39	VSS	AJ31
BC9	VSS	AL29
AW39	VSS	AL27
AW37	VSS	AN29
BA39	VSS	AN27
BC41	VSS	AL31
BD40	VSS	AN31
J3	VSS	AR29
B36	VSS	AR27
H34	VSS	AR31
R3	VSS	AU29
D36	VSS	AU27
K34	VSS	AW29
M34	VSS	AW27
M36	VSS	AU31
P34	VSS	AW31
AE3	VSS	BA29
AG3	VSS	BA27
AJ3	VSS	BC29
AL3	VSS	BC27
AN3	VSS	BA31
AR3	VSS	BC31
AU3	VSS	C21
AV3	VSS	C23
AF34	VSS	C25
AH34	VSS	E25
D2	VSS	E23
E1	VSS	E21
G1	VSS	
AW1	VSS	
BA1	VSS	
BB2	VSS	
AA1	VSS	
A39	VSS	
A29	VSS	
A27	VSS	
A31	VSS	
A25	VSS	
A23	VSS	
A21	VSS	
A19	VSS	
A17	VSS	
A11	VSS	
A15	VSS	
A7	VSS	
A5	VSS	
A9	VSS	
BD4	VSS	

AV80585-1.2G\_FCBGA956-RH

MSI CORPORATION		
Title		
SFF Penryn-2 (GND)		
Size	Document Number	Rev
Custom	MS-16911	10
Date:	Saturday, April 16, 2009	Sheet 5 of 38



U13A

(3) H\_D# [63:0]

H\_D#0 J7  
H\_D#1 H6  
H\_D#2 L11  
H\_D#3 J3  
H\_D#4 H4  
H\_D#5 G3  
H\_D#6 K10  
H\_D#7 K12  
H\_D#8 L1  
H\_D#9 M10  
H\_D#10 M6  
H\_D#11 M6  
H\_D#12 N11  
H\_D#13 L7  
H\_D#14 K6  
H\_D#15 M4  
H\_D#16 K4  
H\_D#17 W9  
H\_D#18 V6  
H\_D#19 V2  
H\_D#20 P10  
H\_D#21 W7  
H\_D#22 N9  
H\_D#23 P4  
H\_D#24 U9  
H\_D#25 V4  
H\_D#26 U1  
H\_D#27 W3  
H\_D#28 V10  
H\_D#29 U7  
H\_D#30 W11  
H\_D#31 U11  
H\_D#32 AC11  
H\_D#33 AC9  
H\_D#34 Y4  
H\_D#35 Y10  
H\_D#36 AB6  
H\_D#37 AA9  
H\_D#38 AB10  
H\_D#39 AA1  
H\_D#40 AC3  
H\_D#41 AC7  
H\_D#42 AD12  
H\_D#43 AB4  
H\_D#44 Y6  
H\_D#45 AD10  
H\_D#46 AA11  
H\_D#47 AB2  
H\_D#48 AD4  
H\_D#49 AE7  
H\_D#50 AD2  
H\_D#51 AD6  
H\_D#52 AE3  
H\_D#53 AG9  
H\_D#54 AG7  
H\_D#55 AE11  
H\_D#56 AE6  
H\_D#57 AE6  
H\_D#58 AJ9  
H\_D#59 AH6  
H\_D#60 AE12  
H\_D#61 AH4  
H\_D#62 AJ7  
H\_D#63 AE9

H\_SWING B6  
H\_RCOMP D4

H\_SWING  
H\_RCOMP

H\_CPUREST# J11  
H\_CPURESLP# G9

H\_AVREF L17  
H\_DVREF K18

INTEL-AC82GS45-B3+HF

HOST

H\_A#\_3 L15 H\_A#3  
H\_A#\_4 B14 H\_A#4  
H\_A#\_5 C15 H\_A#5  
H\_A#\_6 D12 H\_A#6  
H\_A#\_7 G17 H\_A#7  
H\_A#\_8 B12 H\_A#8  
H\_A#\_9 J15 H\_A#9  
H\_A#\_10 D16 H\_A#10  
H\_A#\_11 C17 H\_A#11  
H\_A#\_12 D14 H\_A#12  
H\_A#\_13 K16 H\_A#13  
H\_A#\_14 F16 H\_A#14  
H\_A#\_15 B16 H\_A#15  
H\_A#\_16 C21 H\_A#16  
H\_A#\_17 D18 H\_A#17  
H\_A#\_18 J19 H\_A#18  
H\_A#\_19 J21 H\_A#19  
H\_A#\_20 B18 H\_A#20  
H\_A#\_21 D22 H\_A#21  
H\_A#\_22 G19 H\_A#22  
H\_A#\_23 J21 H\_A#23  
H\_A#\_24 L21 H\_A#24  
H\_A#\_25 L19 H\_A#25  
H\_A#\_26 G21 H\_A#26  
H\_A#\_27 D20 H\_A#27  
H\_A#\_28 K22 H\_A#28  
H\_A#\_29 F18 H\_A#29  
H\_A#\_30 K20 H\_A#30  
H\_A#\_31 F20 H\_A#31  
H\_A#\_32 F22 H\_A#32  
H\_A#\_33 B20 H\_A#33  
H\_A#\_34 A19 H\_A#34  
H\_A#\_35

H\_ADS# F10  
H\_ADSTB#\_0 A15  
H\_ADSTB#\_1 C19  
H\_BNR# C9  
H\_BPRI# B8  
H\_BREQ# E5  
H\_DEFER# C11  
H\_DBSY# D6  
HPLL\_CLK AH10  
HPLL\_CLK# AJ11  
H\_DPWR# G11  
H\_DRDY# H2  
H\_HIT# C7  
H\_HITM# F8  
H\_LOCK# A11  
H\_TRDY# D8

H\_DINV#\_0 L9  
H\_DINV#\_1 N7  
H\_DINV#\_2 AA7  
H\_DINV#\_3 AG3


H\_DSTBN#\_0 K2  
H\_DSTBN#\_1 N3  
H\_DSTBN#\_2 AA3  
H\_DSTBN#\_3 AF4

H\_DSTBP#\_0 L3  
H\_DSTBP#\_1 M2  
H\_DSTBP#\_2 Y2  
H\_DSTBP#\_3 AF2

H\_REQ#\_0 J13  
H\_REQ#\_1 L13  
H\_REQ#\_2 C13  
H\_REQ#\_3 G13  
H\_REQ#\_4 G15

H\_RS#\_0 F4  
H\_RS#\_1 E2  
H\_RS#\_2 G7



H\_A# [35:3] (3)  
H\_ADS# (3)  
H\_ADSTB#0 (3)  
H\_ADSTB#1 (3)  
H\_BNR# (3)  
H\_BPRI# (3)  
H\_BREQ# (3)  
H\_DEFER# (3)  
H\_DBSY# (3)  
CLK\_MCH\_BCLK (25)  
CLK\_MCH\_BCLK# (25)  
H\_DPWR# (3)  
H\_DRDY# (3)  
H\_HIT# (3)  
H\_HITM# (3)  
H\_LOCK# (3)  
H\_TRDY# (3)  
H\_DINV#0 (3)  
H\_DINV#1 (3)  
H\_DINV#2 (3)  
H\_DINV#3 (3)  
H\_DSTBN#0 (3)  
H\_DSTBN#1 (3)  
H\_DSTBN#2 (3)  
H\_DSTBN#3 (3)  
H\_DSTBP#0 (3)  
H\_DSTBP#1 (3)  
H\_DSTBP#2 (3)  
H\_DSTBP#3 (3)  
H\_REQ# [4:0] (3)  
H\_RS# [2:0] (3)




CFG5 (Default=High)	CFG6 (Default=High)	CFG7 (Default=High)	CFG9 (Default=High)	CFG10 (Default=High)	CFG12 (Default=High)	CFG13 (Default=High)	CFG16 (Default=High)	CFG19 (Default=Low)	CFG20 (Default=Low)
DMI*4	ITPM DISABLE	AMT Firmware will use TLS chiper suite with confidentiality	PCIe Graphics Lane:Normal Operation	PCIe Loopback DISABLE	ALLZ DISABLE	XOR DISABLE	Dynamic ODT Enabled	DMI Lane Reversal: Normal Operation	Only SDVO or PCIe is operational



SDVO_CRTLDATA (Default=Low)	L_DDC_DATA (Default=Low)	DDPC_CTRLDATA (Default=Low)
Low: SDVO/iHDMI/DP disable High: SDVO/iHDMI/DP enable	Low: LFP disable High: LFP Card present; PCIe disable	Low: iHDMI/DP disable High: iHDMI/DP enable


MSI CORPORATION		
SFF CANTIGA-2 (DMI/VGA)		
Title	Document Number	Rev
Custom	MS-16911	10
Date: Saturday, April 16, 2009	Sheet	7 of 38































DIVIDER RESISTORS	DDR2	DDR3/GDDR3
MVREF TO 1.8V (Ra)	100R	40.2R
MVREF TO GND (Rb)	100R	100R

PLACE MVREF DIVIDERS  
AND CAPS CLOSE TO  
ASIC



ADDRESS

A0

A1

A0

A1

A0

A1

A0

A1

A0

A1

A0

A1

A0

A1

A0

A1

A0

A1

A0

A1

A0

A1

A0

A1

A0

A1

A0

A1

A0

A1

A0

A1

A0

A1

A0

A1

Data byte EN

Read strobes

Write strobes

Row address strobe

Column address strobe

RANK

RANK

Clk enable

Write enable

MDA[63..0] <<> MDA[63..0] (19)

MAA[12..0] <<> MAA[12..0] (19)

A\_BA0 <<> A\_BA0 (19)

A\_BA1 <<> A\_BA1 (19)

A\_BA2 <<> A\_BA2 (19)

DQMA#[7..0] <<> DQMA#[7..0] (19)

ODTA0 <<> ODTA0 (19)

ODTA1 <<> ODTA1 (19)

CLKA1 <<> CLKA1 (19)

CLKA1# <<> CLKA1# (19)

CLKA0 <<> CLKA0 (19)

CLKA0# <<> CLKA0# (19)

RASA0# <<> RASA0# (19)

RASA1# <<> RASA1# (19)

CASA0# <<> CASA0# (19)

CASA1# <<> CASA1# (19)

CSA0#\_0 <<> CSA0#\_0 (19)

CSA1#\_0 <<> CSA1#\_0 (19)

CKEA0 <<> CKEA0 (19)

CKEA1 <<> CKEA1 (19)


WEA0# <<> WEA0# (19)

WEA1# <<> WEA1# (19)

QSAI7..0I <<> QSAI7..0I (19)

QSAI7..0I <<> QSAI7..0I (19)





GP100  
Transmitter Power Savings Enable  
0: 50% Tx output swing  
Note: This setting can only be used if the PCIe bus design meets the "Low Loss Interconnect" requirements (see the PCI Express -- Mobile Graphics Low-Power Addendum.)  
1: Full Tx output swing

GP101  
PCI Express Transmitter De-emphasis Enable  
0: Tx de-emphasis disabled  
1: Tx de-emphasis enabled

GP102  
0 = Advertises the PCIe device as 2.5 GT/s capable at power-on.  
1 = Advertises the PCIe device as 5.0 GT/s capable at power-on.  
Note: This pin strap should be pulled to high (GPIO\_2 = 1) when performing PCI Express electrical compliance testing at 5 GT/s using a CBB (compliance base board).

GP109  
VGA Disable determines whether or not the card will be recognized as the system's VGA controller (via the SUBCLASS field in the PCI configuration space).  
0 - VGA Controller capacity enabled  
1 - The device will not be recognized as the system's VGA controller



HSYNC VSYNC  
AUD[1:0]:  
00 - No audio function;  
01 - Audio for DisplayPort and HDMI if adapter is detected;  
10 - Audio for DisplayPort only;  
11 - Audio for both DisplayPort and HDMI.  
HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.

V2SYNC  
VIP Device Strap Enable indicates to the software driver that it should try to sense whether or not a VIP device is connected on the VIP Host interface.  
0 - Driver would ignore the value sampled on DVPDATA\_20 during reset.  
1 - Driver would use the sampled value sampled at reset from DVPDATA\_20 to determine whether or not a VIP slave device (e.g. Theater chip) is connected (0 indicates yes, 1 indicates no). According to the VIP 1.1 standard, DVPDATA\_20 is tied high, and VIP slave devices are required to drive this signal low during reset. This scheme allows for a VIP device to be connected to the graphics adapter via a daughter card.  
Note:  
If the strap is needed, it must be placed between the ball and the VSYNC output buffer. This output buffer prevents monitors from affecting the value at reset.

GPIO 13 12 11	Size of the primary memory apertures [CONFIG[3:0]]
E28MB	x000
E16MB	x001
E8MB	x002
B2MB	x011
F12MB	x100
DGB	x101
DBB	x110
4GB	x111

DVPDATA23	DVPDATA22	DVPDATA21	MEM_TYPE
0	0	0	SAMSUNG 64Mx16 (M12-K4N1G25-S02)
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	


## STRAPS





CONFIGURATION STRAPS			RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1 = INSTALL 10K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET			
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	X
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	X
BIF_GEN2_EN_A	GPIO2	PCIE GEN2 ENABLED	X
RSVD	GPIO8	VGA ENABLED	0
BIF_VGA_DIS	GPIO9		0
RSVD	GPIO21		0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	X
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	X X X
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	X
RSVD	GENERICC HSYNC VSYNC	AUD[1] AUD[0] 0 0 No audio function 0 1 Audio for DisplayPort and HDMI if dongle is detected 1 0 Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI	0
AUD[1]			0
AUD[1]			X X
AUD[0]			

AMD RESERVED CONFIGURATION STRAPS	
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET	
H2SYNC	GENERICC
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET	
GPIO21_BB_EN	

# 512MB DDR2 MEMORY







Strapping Configuration





HDA_SDOOUT (default=Low)	HDA_SYNC (Default=Low)	GNT2# / GPIO53 (Default=High)	GPIO20 (Default=Low)	GNT1# / GPIO51 (Default=High)	GNT3# / GPIO55 (Default=High)	GNT0# (Default=High)	SPI_CS1# / GPIO58 (Default=High)	SATALED (Default=High)	SPKR (Default=Low)	TP3 (Default=High)	GPIO33 / HDA_DOCK_EN# (Default=High)	GPIO49	SPI_MOSI (Default=Low)
Low : XOR Chain Entrance=Enable	PCI Express Port config 1 bit 0	PCI Express Port config 2 bit 2	Reserved	ESI Strap (Server Only) Should not be pull low for DT and NB.	Top-Block Swap Override	Boot BIOS destination GNT0#=0 & SPI_CS1#=1 : SPI BIOS	PCI Express Lane Reversal (Lanes 1-4)	High=No Reboot	XOR Chain Entrance	Flash Descriptor Security Override Strap	DMI Termination Voltage Low: for DT High: for NB	Integrated TPM enable Low: TPM disable	

MSI MICRO-STAR INT'L CO.,LTD.








Title: **SFF ICH9M-1 (CPU/SATA/Azalia)**

Size: Custom Document Number: **MS-16911** Rev: 10



Date: Saturday, April 18, 2009 Sheet: 21 of 38




GNT0#	SB_CS1#	BOOT BIOS LOCATION
0	1	SPI (DEFAULT)
1	0	PCI
1	1	LPC




IF PWROK from CPU PWM controller:  
Del U4 and R124  
IF PWROK from EC:  
Del U4 and R43 mount R124, R177  
IF PWROK from HW delay:  
Mount U4, Del R124, R43, R177










# CLK STRAP PIN



CPU Table			FSB Freq (MHz)
BSEL[2]	BSEL[1]	BSEL[0]	
L	H	H	667 MHz
L	H	L	800 MHz
L	L	L	1066 MHz



```
(15) VGA_RED
(15) VGA_GREEN
(15) VGA_BLUE
```

[illegible]

The diagram illustrates the electrical connections for the SATA22PSF\_BLACK-P-RH3 component. It shows a SATA1 connector at the top with pins 1 through 22. Pins 1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, and 22 are connected to various components and ground. Pins 2, 4, 6, 8, 10, 12, 14, 16, 18, and 20 are connected to ground. The diagram also shows a SATA22PSF\_BLACK-P-RH3 connector at the bottom with pins 1 through 22. Pins 1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, and 22 are connected to various components and ground. Pins 2, 4, 6, 8, 10, 12, 14, 16, 18, and 20 are connected to ground. The diagram includes components like C285, C287, C288, C286, C421, and EC1, along with various signal lines and ground connections.

**SATA1**

MEC1  
MEC3


(21) SATA0TXP << C285 C0.01u25X0402 SATA0TXP S  
(21) SATA0TXN << C287 C0.01u25X0402 SATA0TXN S  
(21) SATA0RXN << C288 C0.01u25X0402 SATA0RXN S  
(21) SATA0RXP << C286 C0.01u25X0402 SATA0RXP S


+5VRUN  
1A



C421 C0.1u16V0402  
EC1 X\_C100u6.3pSQ

SATA22PSF\_BLACK-P-RH3

MEC2  
MEC4








N91-09M0091-AF2  
Bottom



#### JBAT1 Pin Definition

- 1: VBATA+
- 2: VBATA+
- 3: SYSTEM\_CONTROL
- 4: SMBCLK
- 5: SMBDATA
- 6: BAT\_IN#
- 7: GND
- 8: GND

















PR117 change to 53.6k		
PSW_0	PSW_1	
1	0	1.2V
0	1	1.1V
0	0	0.95V








VRM\_PGD\_IN rise after VR\_ON 650us  
Throttling temp.  
105 degree C





P30-169110A-D05,昆穎,  
P30-169110A-H73,瀚宇博德






# AC S0-S5

EC programming timing

INTEL CANTIGA+ICH9M timing SPEC



# AC S5-S0

EC programming timing

INTEL CANTIGA+ICH9M timing SPEC

